Good day, everyone. Welcome to this web-based presentation. Today we hope to help you understand some of the issues regarding noise and radiation in mixed-signal and digital systems, but this short seminar cannot be an all-inclusive. The principles discussed here, combined with the engineering knowledge you already possess, will help you to produce designs with layouts that exhibit less noise and produce less radiation than many methods in current use.
Today’s agenda will include some background information that will help you understand the principles upon which our recommendations are based. The discussion will include the principles relative to ADCs (analog-to-digital converters), but they apply just as well to all mixed signal circuitry and to high speed digital circuitry.

For your convenience, this presentation will be available for download from our web site and contains a Glossary of Terms at the very end.
Signal Integrity Problem

- Signals propagate down a line
- Improper termination causes reflections
- Reflections
  - Cause signal distortion
  - Cause signal radiation
- Distortion
  - Leads to a change in timing
  - Can lead to timing uncertainty (jitter)
  - Jitter causes ADC output noise

High digital edge rates correspond to high frequencies and as digital rates increase and edges slew faster, it is becoming necessary to use high frequency, that is to say, analog, techniques in the design of printed circuit boards.

All lines carrying signals, digital or analog, are transmission lines, not just simple traces. We can often consider these lines to be simple traces and get away with it, but that can often be a dangerous consideration as far as the integrity of the signal is concerned.

Transmission lines, of course, need to be properly terminated to avoid signal reflections that can cause both distortion and radiation. The distortion, of course, can lead to a change of timing and jitter. The jitter, in turn, results in noise in the ADC conversion result.
An improperly terminated signal line may distort that signal to the point that it does not go through an input threshold rapidly enough, resulting in uncertainty in the effective edge timing and in the interpretation as to whether it is a logic high or a low. For clock signals, this can result in mislocking. For an ADC clock, the result can be as mild as a noisy conversion result, or as serious as a complete malfunction.
When is Termination Needed?

- Simple traces need not be terminated
- Transmission Lines should be terminated
- Trace becomes a transmission line at:

\[
\text{Length} \geq \frac{t_r}{6 \times t_{PR}}
\]

Where \( t_r \) is the digital signal rise time
\( t_{PR} \) is the signal propagation rate

Typical \( t_{PR} \) is about 150ps/inch on board of FR-4 material

Sometimes we can "get away" with treating a signal line as a simple trace. When must a trace be considered a transmission line? The formula here tells us that the line length beyond which a trace must be treated as a transmission line is a function of the digital signal rise time and the propagation rate across the board, but it is best to always treat the line as a transmission line.

For analog signals, it is common to use \( \frac{1}{4} \) of the period of the highest frequency component of the signal in place of rise time.
Question: Is Termination Needed?

An ADC clock signal has a 2ns rise time. The PCB is a typical one of FR-4 material. Beyond what line length should the line be properly terminated?

\[
\text{Length } \geq \frac{t_r}{6 \times t_{PR}} = \frac{2 \times 10^{-9}}{6 \times 150 \times 10^{-12}} \text{ /in}
\]

Maximum Length = \(\frac{10^3}{450}\) = 2.2 inches (5.6 cm)

Here we consider an ADC clock with a 2ns rise time on a board of common FR-4 material. Answering this question is a simple matter of plugging the numbers into the equation on the previous page. The answer brings home the fact that a very short line can be a transmission line. Imagine the problem of very high frequency signals with sub-nanosecond rise times!
Termination Techniques

- Two Types of Termination
  - Series – Matches Driver Output to Line
    • $R_{source} + R_{series} = Z_0$
  - A.C. – Matches Receiving end to Line
    • Series RC to Ground

There are two types of termination techniques. Series termination requires that a resistor be added in series with the line close to the signal source. The sum of the source resistance plus the added series resistor should equal the characteristic impedance of the line. This usually satisfies the termination requirements.

When series termination does not do the job, a.c. termination may be called for. The reason that series termination may not do the job usually results from using the single source to drive many loads, improper termination resistor value and/or a non-constant impedance of the line.

Causes of a non-constant line impedance include the use of feedthroughs on the line or other nearby lines with a non-constant distance from the line under question.
Series Termination

- **Series Termination: A Series Resistor**
  - Source Impedance + Resistor = $Z_o$
  - Resistor placed close to the source
- **Terminate When Source to Resistor Distance:**

  \[
  \text{Length} \geq \frac{t_r}{6 \times t_{PR}}
  \]

**NOTE:** See National Semiconductor’s Application Note AN-1113 (http://www.national.com/an/AN/AN-1113.pdf) for controlling line impedance.

The driver output impedance plus the external series resistance should be equal to the characteristic impedance of the transmission line. The distance from the source to this resistor is limited by the same equation limiting the length of a simple trace. That equation is repeated here.

Implied here is the fact that the impedance of the line must be equal at all points. The further implication is that stripline or microstrip control techniques should be used. See National Semiconductor Application Note AN-113 for more information.
A.C. Termination

- A.C. Termination: Series RC to Ground at Destination
  - \( R = Z_0 \)
  - \( C: \quad C \geq \frac{4 \times t_{PR} \times L}{Z_0} \)

Where:
- \( L \) is the line length
- \( Z_0 \) is the characteristic impedance of the line
- \( t_{PR} \) is the signal propagation rate down a board trace (about 150ps/inch with FR-4 board material)

A.C. termination consists of a series RC from the line to ground, located near the destination pin but beyond it as seen from the signal source. The resistor value should be equal to the characteristic impedance of the line and the capacitor value is as indicated here. The units of \( t_{PR} \) and \( L \) should be consistent with each other.
Question (A.C. Termination)

A 7 inch long clock line with a 50-Ohm characteristic impedance need a.c. termination on an FR-4 board. What is the value of the series resistor and the smallest capacitor that should be used?

\[ R = Z_O = 50 \Omega \]

\[ C \geq \frac{4 \times t_{PR} \times L}{Z_O} \geq \frac{4 \times 150 \times 10^{-12} \times 7}{50} \geq 84 \text{ pF} \]

Let’s look at an example of a capacitor value for a.c. termination. The resistor value for a.c. termination should equal the characteristic impedance of the transmission line [1], or 50 Ohms in this case.

The minimum capacitor value is easily calculated to be 84 pF. A capacitor of 110 pF, 20% capacitor should do the job.
We have learned that current seeks the path of least resistance. The truth is that current seeks the path of least impedance. At d.c. they are the same, but circuit impedance can be quite a bit higher than circuit resistance at high frequencies. To make matters worse, a.c. resistance is higher than is d.c. resistance.

Since we are so accustomed to dealing with frequencies in the tens of Megahertz, we tend to regard “high” frequencies as something higher than this: perhaps a few hundred Megahertz or a Gigahertz. The fact remains, however, that high frequencies, as far as circuit impedances are concerned, are those frequencies beyond just a few Megahertz.

D.C. current flow fills the entire volume of a conductor, but a.c. current flow is restricted to the surface of a conductor because of the inductance of that conductor. This results in a lower effective conductor cross sectional area and increased a.c. resistance.
The skin effect is caused by the fact that the inductance in the center of a conductor is higher than it is on its surface. This results directly from the fact that the magnetic force radiates from the center of a conductor. The first “line of force” cuts through the entire conductor, but the very last line barely starts out from the center of the conductor before it is collapses. It never gets to the surface of the conductor. So, the surface of the conductor has fewer lines of force cutting it and less inductance than does the center of the conductor.

The result is that current flows almost exclusively on the surface of a conductor, reducing the effective cross section area of the conductor and increasing the conductor a.c. resistance. The conductor may as well be hollow as far as a.c. current flow is concerned.

The average depth of current penetration, that is, the skin depth, is very shallow. The distribution of currents in a conductor experiencing the skin effect falls off exponentially as we approach the center of the conductor. The skin depth is as defined here, where $\mu_r$ is the magnetic permeability of the conductor relative to copper (so is 1 when the material is copper), $\rho$ is the resistivity of the conductor, $\rho_{cu}$ is the resistivity of copper. For copper, $\rho/\rho_{cu} = 1$ and $k$ becomes unity.

The next slide shows a plot of skin depth as a percent of wire radius for 22 gauge wire.
The Skin Effect begins to take effect at about 42 kHz for 22 Gauge wire and Skin Depth falls off rather drastically as frequency increases. These plots show skin depth as a percentage of conductor radius. The lower plot goes from d.c. to 1 GHz. The upper plot shows detail only out to 300 kHz.
The Skin Effect: A.C. Resistance

The a.c. resistance of a conductor is much higher than its d.c. resistance.

\[ R_{ac} = \frac{2.61 \times 10^{-7} \sqrt{f \cdot \rho_r}}{2 \times (w + h)} \]

where
- \( R_{ac} \) = AC resistance, Ohms/inch
- \( f \) = frequency, Hz
- \( \rho_r \) = conductor relative resistivity, compared to copper = 1.00
- \( w \) = flat trace width in inches
- \( h \) = flat trace height or thickness in inches

The formula here is for a flat conductor of width “w” and thickness “h”.

The rapid falloff of skin depth with frequency tells us that the a.c. resistance increases rapidly at high frequencies. The a.c. resistance of a conductor at high frequencies, then, is much higher than is its d.c. resistance. The graph on the next slide illustrates this.
As we see here, the skin effect really does have a big impact upon current flow. This is for a typical one ounce copper trace of 6 mills wide.
Let’s take a look at the a.c. resistance of a typical copper trace on a printed circuit board at 80 MHz. Since the trace is a copper one, $\rho_r$ is unity. Substituting the frequency and trace dimensions in the equation reveals a resistance that is a real eye-opener!
Proximity Effect

The Proximity Effect on two conductors carrying opposite high frequency currents causes the a.c. current flow in those nearby conductors to be primarily on the side of the conductors nearest each other.

As conductors come closer together, and/or as frequency increases, the current flowing through two adjacent conductors try to come closer to each other.

D.C. return currents will fill the entire conductor, where a.c. currents do not. The path of least impedance is the path where the magnetic fields around the outgoing and return currents are intimately bound together, causing these currents flow very close together. This causes ground plane currents to be pretty much confined to a path directly below the corresponding outgoing currents, as though the ground plane was really a return trace immediately below the outgoing line trace.
Proximity Effect on a PCB

The return current in the ground plane follows the outgoing current in the trace above (or below) it rather closely. The current at distance “D” from the edge of the trace falls to less than 4% of the current below the trace when the D/H ratio is 5 and to less than 1% of the current below the trace when the D/H ratio is 10. The result is a current density in the ground plane that is fairly well confined to the area below that current’s corresponding outgoing current path.

The current density formula will tell us the current density at any point in the plane relative to the edge of the outgoing trace, or dimension “D”. Note that this formula give us current density, not just current.

Typical dimension “H” will depend upon which layers the trace and plane are located:

Between an outside layer and an inside layer “H” is typically 75 mills for 4-layer and 6-layer boards.

Between inside layers “H” is typically 39 mills for 4-layer board or 14 mills for 6-layer boards.

\[ I_{RP} = \frac{i}{H \times \pi \times (1 + (D/H)^2)} \text{ Amps/In} \]

where \( I_{RP} \) is the reference plane current density at horizontal distance “D” from the outgoing signal trace.

\( i \) is the signal current.

\( H \) is the height of the signal trace above the reference plane.

\( D \) is the horizontal distance from the edge of the trace.
### Ground Resistance

<table>
<thead>
<tr>
<th>ADC Resolution (Bits)</th>
<th>ADC LSB Size (µV)</th>
<th>ADC Noise (LSB/Inch)</th>
<th>ADC Noise for 3 Inch Trace Length (LSB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>7813</td>
<td>0.07</td>
<td>0.2</td>
</tr>
<tr>
<td>10</td>
<td>1953</td>
<td>0.28</td>
<td>0.8</td>
</tr>
<tr>
<td>12</td>
<td>488</td>
<td>1.13</td>
<td>3.4</td>
</tr>
<tr>
<td>14</td>
<td>122</td>
<td>4.51</td>
<td>13.5</td>
</tr>
<tr>
<td>16</td>
<td>31</td>
<td>7.74</td>
<td>53.2</td>
</tr>
</tbody>
</table>

Ground plane resistance of 0.055 Ohms per inch (at 40 MHz) with an ADC reference voltage of 2.0 Volts can result in significant ground noise that can affect apparent ADC performance with as only 10mA<sub>P-P</sub> of 40 MHz ground current.

Here we see how 40 MHz noise in the ground plane can be significant. Note that, assuming 0.55 Ohms of ground path resistance, a three inch trace can produce enough ground noise to seriously affect high resolution ADCs. There is not much effect at 8 bits, but we can begin to see the effect at 10 bits. The noise can be prohibitive at 14 bits and higher.

You start to wonder if it is even possible to realize the full noise potential of a high speed, high resolution ADC.
The skin effect and the proximity effect combine to limit the current carrying area of the conductor to a very small part of the conductor’s cross sectional area. The areas of current flow are actually much smaller than shown here.
As if the Skin Effect and the Proximity Effect were not enough, high frequency circuits carry yet another problem in the form of EMI. The problem is two-edged: signal radiation and signal pickup.

Governments of virtually all modern nations regulate the amount of interfering energy that can be radiated. This is good because it means there is less energy to be picked up by our circuits. However, we still must guard against our circuits radiating energy at unauthorized frequencies and good design practice also says we should design our circuits to resist pickup of interfering signals. After all, you never know when a circuit may be exposed to a high field environment.

When outgoing and return currents flow, there is a “loop area” that is defined by the area between the conductors. The larger this area is, the larger is the electromagnetic field “fringing” around the conductors. EM fringing is the cause of radiation, so larger loop areas will radiate and/or pick up more energy than will smaller loop areas. Since high frequency current flows in a restricted area of a ground plane, that path acts pretty much as a trace and can radiate, especially when the current path through the ground plane is forced to deviate from the outgoing current, as is most often the case with a split ground plane.

We tend to cover open areas on printed circuit boards with grounded copper. However, if we ground that copper area at a single point, we could create an antenna.
The rationale behind covering open areas with grounded copper is to get as much area as possible between ground plane and power plane. This will provide a high power plane to ground plane capacitance that is much more effective than is a physical capacitor. We do this because of the non-ideality of physical capacitors.

However, areas of copper that are grounded at only one point, as seen here, act as monopole or “whip” antennas.

Here we see a cross section of the printed circuit board as seen from the edge of the board if we cut it at the blue line. Can you locate the antenna? (2 to 3 second pause).

Any signal current that flows through the point in the ground plane where this grounded area is connected, and that is within the bandwidth of that antenna, is fed to that radiated by that antenna. Of course, the antenna is rather small, so it is may be harmonics of the ground plane energy that are radiated.

These antenna can also pick up electromagnetic field energy and feed that energy into the ground plane. Unless the field is very strong, however, there may not be enough energy to have a detrimental effect. Of course, you never know if your circuit might be subjected to a high field strength environment.

Using copper areas that are ungrounded altogether is also bad because not only do these isolated conductors serve no useful purpose, they can act as “directors” to focus and enhance signal energy or as “reflectors” to reflect signal energy back to a main antenna element, which may be another signal line.

The bottom line is that copper areas should neither be left floating nor should they be grounded at only a single point. Grounded copper areas should be connected to ground at rather close intervals, generally no more than about 1 inch spacing, forming a grid on the grounded surface.
We already alluded to the fact that the split ground plane can lead to problems when lines carrying signal currents cross the split between the planes. Of course, analog components will be kept in the analog area of the board and digital components in the digital area. This keeps analog and digital return currents away from each other. We have already seen that high frequency or high edge rate signals see a high resistance, even in a ground plane, so we know the need to keep analog and digital return currents separated from each other.

The layout shown here is one that I previously advocated and makes an attempt to isolate analog and digital ground currents, but ignores EMI effects. I have also found that this method works well up to 50 Msps for 10-bit ADCs and to about 30 to 35 Msps for 12-bit ADCs. Beyond that we see excessive circuit noise. The split ground plane can also lead to signal radiation, as we will see.
Here is a board with a split ground plane, as I have previously advocated. It can be effective in limiting the path of ground currents to desired areas and minimizing ADC noise. However, when we use supply traces to control the analog and digital power paths, we see that the return ADC current must deviate from the outgoing current path. This produces a current loop area that can radiate.
We can eliminate the loop area problem and minimize the radiation problem by using both a ground plane and a power plane. This allows the outgoing and return currents to flow close to each other and minimize RFI/EMI problems. The problem now, however, is that component placement relative to other components is very important as common analog and digital return current paths can lead to digital noise in analog circuits.
If we remember that the proximity effect causes outgoing and return currents to flow as close to each other as they can, we realize that we can control the path of return currents in the ground plane by careful component placement and thoughtful routing of all traces, including those of the power supply. Ground return currents will follow their respective outgoing traces and thus we can keep analog and digital return currents away from each other.

The single ground plane eliminates loop areas and the signal and power traces control current flow, even in the ground plane.

Analog and digital components should be located in their own, dedicated areas of the PC board. The power supply should be located at a board edge or corner and between analog and digital areas. Layout of power supplies can be critical for noise performance, but that is beyond the scope of today’s presentation.

Digital components (especially high speed, high powered digital components) must not be placed on or near the path that analog return currents follow in getting back to the power supply. That is, they should not be located near lines carrying analog currents or power supply lines to analog or mixed-signal components.

Remember that power supply lines carry signal currents because they recharge bypass capacitors on the board. Their return currents must go through the common junction of a split ground plane, flowing away from the outgoing (power) trace/path. This forms a loop area that will radiate. Sometimes this radiation can be picked by by low level analog circuits.
Here is a brief review of some important points we have covered.

All signal carrying lines are transmission lines. Beyond a certain length we absolutely must treat them as such if we are to avoid signal distortion, timing problems and jitter.

Through holes in a transmission line create impedance discontinuities and cause reflections with their attendant distortion and noise problems. A through hole in a PCB has about 1 to 1½ nanoHenries of inductance, which can create problems. For example, at 14 Bits and 80 Msps, the ADC14080 (a coming 14-bit, 80 Megasamples per second ADC from National Semiconductor) will not tolerate bypass capacitors that are more than 2 to 3 millimeters from the bypassed pins. Putting these capacitors on the opposite side of the board results in the capacitors being isolated from the capacitors by the ¼ to ¾ Ohm (at 80 MHz) of the through hole inductance plus another ¼ Ohm or so in the trace inductance.

Layout is critical for transmission lines as they can experience impedance discontinuities when other lines approach them and depart from them. This is true even of the return current paths in the ground plane.
Maximum Trace Length

All traces are transmission lines, but a trace length longer than this absolutely must be treated as a transmission line:

\[ L_{\text{MAX}} = \frac{t_R}{6 \times t_{PD}} \]

where \( L_{\text{MAX}} \) is the maximum line length beyond which that line must be considered a transmission line.

\( t_R \) is the signal rise time.

\( t_{PD} \) is the signal propagation rate down the board.

We have shown that a PCB trace can become a transmission line at a surprisingly short distance. Digital rise time (NOT repetition rate or frequency) is what we use to determine maximum trace length before it must be considered a transmission line. For analog signals, we can use \( \frac{1}{4} \) of the period of the highest frequency component in the signal in place of rise time.
Summary of Rules

- Use A Single, Unified Ground Plane
- Use Power Traces
- Let Trace Routing Control Ground Currents
- Keep Analog and Digital Power Traces Away From Each Other
- Tie Down Grounded Copper Areas at Many Points
- Remember: Traces Are Transmission Lines

Here is a summary of rules for maximizing high speed ADC and mixed signal performance. Much of this takes us back to what some of us learned in school but never used.
Recommended Reading


The first book of our recommended reading should be in every engineer’s library, whether she or he be an analog or a digital engineer. I feel this book should be entitled just *High-Speed Design* because the principles here apply to analog electronics as well. As a matter of fact, the principles are taken from analog electronics and applied to digital. The authors’ premise is that they are presenting to digital engineers “what every analog engineer knows.” While this may be true in general, not all of us analog engineers apply all of the principles presented in this book.

The second book used to be known as “the Blue Bible” of data conversion products and systems. While it has some great information, it is somewhat outdated and lacking current information. It is, however, a good book for understanding fundamental ADC and DAC principles and (some) specifications.
National Semiconductor is just as committed to providing useful information to our customers as we are to providing leading edge solutions in silicon. Visit out Data Conversion web site for a lot of useful information. Check out this web site periodically as we are continually adding to it and making improvements to it.

We believe we have an extremely useful website. Visit us then click on “Feedback” at the bottom of the page and let us know what you think. Please be sure to mention that it is the ADC web site about which you are making comments. We welcome all feedback, positive and negative, that will help make this site more useful for you.

Some of the very useful things there include a Data Conversion Calculator where you can determine relationships between various dynamic parameters and determine the minimum resolution needed for a given performance level. The Definition of Terms will help take the mystery out of specifications.

Our evaluation boards and WaveVision™ software provide the easiest means available to evaluate the performance of our ADCs.

The technical articles and presentations can offer help in gaining more design knowledge.

The technical support link serves to get your technical questions answered. Of course, you can also contact your distributor and ask to speak with an applications engineer if you need technical assistance.

National Semiconductor’s Data Conversion web site: www.national.com/adc
- Application Notes
- Data Conversion Calculator
- Definitions of Terms (ADC / DAC)
- Evaluation Boards, Manuals, Software
- Press Releases
- Selection Guides
- Technical Articles
- Technical Presentations
- Technical Support Link
This is a summary table of National Semiconductor’s current High Speed ADC offerings, as well as some products, in red, that are coming. This table only shows high speed ADCs, but we have lower speed products and will be expanding our lower speed offering and adding more DACs to our portfolio.

National is committed to the data conversion business. Watch for future offerings.
This presentation discussed some concepts that are generally considered part of the analog world, but can have impact in digital areas as well. We did not exhaust the subject by any means. The material here is very basic and introductory in nature. Also, there are other effects that we did not discuss. For example, power supply bypassing is a rather big area that most of us consider trivial. But, that is another subject. We presented some questions throughout the presentation to help solidify the principles in your minds.

This presentation will be available on our web site and includes a Glossary of Terms that should prove useful as you do some self-study in this area.
Thank you for attending our seminar. We will now answer any questions that have not already been addressed.
Glossary of Terms

A.C. Termination – Transmission line termination technique where a series RC is used at the receiving end of a transmission line.

ADC – Analog-to-Digital Converter. A device or circuit used to convert analog information to digital words.

ADC10D040 – A 10-bit, 40 Msps (Megasample per second) ADC

ADC12040 – A 12-bit, 40 Msps (Megasample per second) ADC

ADC14080 – A 14-bit, 80 Msps (Megasample per second) ADC

DAC – Digital-to-Analog Converter. A device or circuit used to convert digital words into analog voltages or currents.

Characteristic Impedance – The impedance a transmission line such that, when driven by a circuit with that output impedance, the line appears to be of infinite length such that it will have no standing waves, no reflections from the end and a constant ratio of voltage to current at a given frequency at every point on the line.

Director – The shorter elements of a “Yagi” antenna that directs energy toward the driven element.

FFT – Fast Fourier Transform. Most of us relate the FFT to the FFT plot of frequency vs. amplitude.

EMI/RFI – Electromagnetic Interference/Radio Frequency Interference. This is the radiation of EM (electromagnetic) energy that may interfere with other circuits and systems.

FR-4 – A glass epoxy printed circuit board material of woven glass cloth construction laminate with an epoxy resin binder.

Full-Scale Input Swing – The difference between the maximum and minimum input voltages that will produce a valid ADC output without going over- or under-range.

Gain Error - The error in the slope of the ADC transfer characteristic. It is the difference in the actual and ideal full scale input range values.

Input Dynamic Range – For an ADC, the range of voltages that can be applied to the input without going under or over range.

Jitter - The cycle-to-cycle variation in the timing of a signal.

Loop Area – The area between the conductors of outgoing and return currents.

LSB – Least Significant Bit. The bit that has the least weight.

Offset Error – For an offset binary ADC, this is of how far the mid-scale transition point is from the ideal zero voltage input. For a single ended input ADC, this how far the first code transition point is from the ideal ½ LSB input voltage.

PC Board – Printed Circuit Board.

PCB – Printed Circuit Board.

Proximity Effect – The phenomenon whereby outgoing and return currents want to flow close to each other.

PSRR – Power Supply Rejection Ratio of an ADC. DC PSRR is the ratio of the the change in some specified parameter to a change in the power supply voltage. AC PSRR is the ratio of the output level of some frequency riding on the power supply to the peak-to-peak level of that signal at the power supply, normalized to the ADC full scale range.

Reflector – The longer elements of a “Yagi” antenna that reflect energy back to the driven element.

Resolution – The number of discrete output states or values of an ADC or a DAC, Can also be expressed in the number of digital bits in the output (for ADCs) or the input (for DACs).

Sampling Noise – The inherent noise of an ADC that comes from the steps in the transfer function.

Scale Factor – The effective multiplier of the analog reference voltage input to an ADC or DAC. This value is usually one, but can be any whole or fractional number.

Series Termination - Adding a resistor in series with a transmission line such that the driver output impedance plus the resistance of this external resistor is equal to the characteristic impedance of the transmission line.

Skin Effect – The phenomenon by which high frequency current flow is restricted to the surface, or skin, of a conductor.

SNR – Signal-to-Noise Ratio is the ratio of the power in the signal to the power in all other spectral components, except the harmonics and d.c.

Split Ground Plane – Concept where analog and digital grounds are in a single PCB layer and only connected at a single point.

Substrate – The base semiconductor material upon with solid state devices are built. The substrate is resistive with a resistance that is on the order of a few Ohms.

Through Hole – The hole that goes through a printed circuit board to connect together lines and/or planes in two or more layers.

Z₀ – The characteristic impedance of a transmission line.